Posts

Showing posts with the label cmos characteristics

CMOS characteristics

Image
  CMOS inverter: Fig : CMOS Inverter  VIN Vout NMOS Region of operation for NMOS PMOS Region of operation for PMOS < V tn VOH Off Cut off On Linear VIL VOH On Saturation On  Linear V tn = V DD /2 V DD /2 On  Saturation On Saturation VIH VOL On Linear On Saturation >> (V DD +V tp ) VOL On Linear Off Linear Fig : CMOS inverter characteristics Fig : Operating point of CMOS Propagation delay: The time required by the signal to propagate from input to output. The range of clock is considered with respect to 50% of input and 50% of output voltage transitions. When a logic 0 is applied to the CMOS then the load capacitor starts charging. And when logic 1 is applied to the CMOS then the load capacitor starts discharging. This charging and discharging time of a capacitor is considered as propagation delay. Considering 1 st order Rc network the time taken by C L to charge to 50% of its final voltage is given as: V OUT = V IN (1-e (-t/τ) ) V OUT = V IN /2 V IN /2...